

# (12) UK Patent Application (19) GB (11) 2 360 612 (13) A

(43) Date of A Publication 26.09.2001

(21) Application No 0023920.2

(22) Date of Filing 29.09.2000

(30) Priority Data

(31) 9942354

(32) 01.10.1999

(33) KR

(71) Applicant(s)

**Samsung Electronics Company Limited**  
(Incorporated in the Republic of Korea)  
416 Maetan-dong, Paldal-gu, Suwon-city,  
Kyungki-do, Republic of Korea

(72) Inventor(s)

**Woon-Sig Suh**

(74) Agent and/or Address for Service

**Marks & Clerk**  
57-60 Lincoln's Inn Fields, LONDON, WC2A 3LS,  
United Kingdom

(51) INT CL<sup>7</sup>

G06F 9/46 // G06F 13/26

(52) UK CL (Edition S )

G4A AFI

(56) Documents Cited

GB 2012082 A

EP 1063588 A1

JP 100171665 A

US 6070220 A

US 4523277 A

(58) Field of Search

UK CL (Edition S ) G4A AFI

INT CL<sup>7</sup> G06F 9/46 13/26

Online : WPI,EPODOC,PAJ,IEL

(54) Abstract Title

**Interrupt controller with priority levels**

(57) An interrupt controller (100, fig 2) handles interrupts from a number of interrupt sources is0 - is25 producing interrupt signals. A mask register 10 is provided to determine whether an interrupt request from each source is cut off or permitted. If there is more than one interrupt mode a mode register 20 determines the interrupt mode of the interrupt signal. A pending register 30 stores a requisition state for each of the interrupt sources. The requisition states are fed in parallel to a number of priority determination units 40, 50 (each corresponding to one interrupt mode) to produce a CPU interrupt signal INT1, INT2 and an index value for the interrupt source which is to be serviced. The index values are applied to vector generator 70 to produce vectors which are fed to an in-service register 60 and an instruction generator 80 to forward the next instruction to be fed to the CPU. In the event that there is no pending interrupt the instruction generator will forward the next CPU instruction.




Fig. 3



At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

This print takes account of replacement documents submitted after the date of filing to enable the application to comply with the formal requirements of the Patents Rules 1995

GB 2 360 612 A

**Fig. 1**

(Prior Art)

**Fig. 2**




Fig. 4




Fig. 5

70





Fig. 6

80





Fig. 7

Interrupt Source	Master ID	Slave ID	IRQ Instruction	FIQ Instruction
00	000	000	EA000000	EFFFFFFF
01	000	001	EA000001	EA000000
02	000	010	EA000002	EA000001
03	000	011	EA000003	EA000002
04	000	100	EA000004	EA000003
05	000	101	EA000005	EA000004
06	001	000	EA000008	EA000007
07	001	001	EA000009	EA000008
08	001	010	EA00000A	EA000009
09	001	011	EA00000B	EA00000A
⋮	⋮	⋮	⋮	⋮
18	011	000	EA000018	EA000017
19	011	001	EA000019	EA000018
20	011	010	EA00001A	EA000019
21	011	011	EA00001B	EA00001A
22	011	100	EA00001C	EA00001B
23	011	101	EA00001D	EA00001C
24	100	000	EA000020	EA00001F
25	101	000	EA000028	EA000027

Fig. 8





## INTERRUPT CONTROLLER AND METHOD OF ACCESSING INTERRUPTS

This application claims priority to Korean Patent Application  
5 No. 1999-42354, filed on October 1, 1999, the contents of which are  
herein incorporated by reference in their entirety.

### Field of the Invention

The present invention relates to interrupt controllers for  
10 computer systems and, more particularly, to interrupt controllers for  
use in reduced instruction set computers (RISCs).

### Background of the Invention

Generally, computers utilizing microprocessors manufactured  
15 by Intel Corporation, such as the 8088, 8086, 80186, 80286, i386<sup>TM</sup>,  
and i486<sup>TM</sup> also utilize Intel 8259 series programmable interrupt  
controllers. The 8259 series controllers are described in detail in  
"Microprocessor and Peripheral Handbook" published by Intel, pages  
3-171, October 1988. An 8259 interrupt controller provides interrupt  
20 signals to a processor for handling various hardware devices  
associated with the processor. Other programmable controllers are  
disclosed, for example, in U.S. Patent No. 5,481,725, entitled  
"METHOD FOR PROVIDING PROGRAMMABLE INTERRUPT FOR

EMBEDDED HARDWARE USED WITH PROGRAMMABLE

INTERRUPT CONTROLLERS" issued to Jayakumar *et al.* on August 3, 1993, and in U.S. Patent No. 5,603,035 entitled "PROGRAMMABLE INTERRUPT CONTROLER, INTERRUPT SYSTEM AND ITNERRUPT  
5 CONTROL PROCESS" issued to Erramoun *et al.* on May 27, 1994.

An interrupt accessing procedure is generally divided into two manners. One is "vectored interrupt", wherein an interrupt controller informs a central processing unit (CPU) of a vector that is an intrinsic number of each interrupt source. The CPU processes an  
10 interrupt service routine corresponding to the vector sent from the interrupt controller, by jumping to a memory location containing the service routine. The other is "non-vectored interrupt", wherein an interrupt controller informs a CPU of only the fact that an interrupt has occurred. In this case, an interrupt source and a location of an  
15 interrupt service routine corresponding to the interrupt source is determined by software.

In a reduced instruction set computer (RISC) such as the ARM CPU series produced by Advanced RISC Machines (ARM) Ltd. which supports non-vectored interrupts, when an interrupt occurs, an  
20 interrupt accessing procedure is performed as illustrated in Fig. 1.

Referring to Fig. 1, which shows a conventional interrupt accessing procedure of an RISC system, when an interrupt controller 2 generates an interrupt signal INT, a CPU 1 acknowledges that and

jumps to an exception vector table via arrow (a). The exception vector table is a nonvolatile memory and a branch instruction such as B ISR\_0 is stored therein by a programmer. According to the branch instruction B ISR\_0, the CPU 1 jumps to a routine ISR\_0, via arrow (b), and checks which of interrupt sources is0, is1,..., and isn was the source that made the interrupt request. By executing the routine ISR\_0, the CPU addresses the interrupt controller 2, and then detects the interrupt request stored in an interrupt pending register therein. Thereafter, control flow jumps via arrow (c) to a position where an interrupt service routine for performing the interrupt request is located.

A problem of the RISCs supporting non-vectorized interrupts described above is low interrupt handing speed because of the addressing step needed to detect the presence of the interrupt request. Therefore, a need exists for an interrupt controller and an interrupt handling method capable of improving the interrupt handling speed.

### Summary of the Invention

It is an object of the present invention to provide an interrupt controller and an interrupt accessing method capable of reducing interrupt accessing time of RISCs that does not support vectored interrupts.

According to an aspect of the present invention, an interrupt

controller comprises: first storing unit for storing an interrupt request  
of a plurality of interrupt sources; a priority determination unit, for  
determining a priority level of each of the interrupt sources and  
generating one or more indexes and one or more interrupt signals, in  
5 response to the interrupt request; a vector generator for generating  
one or more vectors in response to the indexes; second storing unit  
for storing the one or more vectors; an instruction generator for  
generating a branch instruction in response to the one or more vectors,  
and selecting either the generated branch instruction or a CPU  
10 instruction for outputting to a CPU; and a control logic for  
controlling overall operations of the interrupt controller.

According to another aspect of the present invention, there is a  
method of accessing interrupts in an RISC. The method comprises the  
steps of: checking whether an interrupt request is made by an  
15 embedded device; finding out a final interrupt source by determining  
a priority level of the interrupt source; generating a branch  
instruction corresponding to the determined priority level; generating  
an interrupt signal to a CPU; inputting the branch instruction to the  
CPU in response to the interrupt signal; and processing an interrupt  
20 service routine addressed by the branch instruction.

### Brief Description of the Drawings

Fig. 1 shows a prior art interrupt accessing procedure of RISCs;

Fig. 2 shows an interrupt accessing procedure of RISCs in accordance with the present invention;

Fig. 3 shows a block diagram of an interrupt controller in accordance with a preferred embodiment of the invention;

Fig. 4 shows a block diagram of the first priority determination logic shown in Fig. 3;

Fig. 5 shows a block diagram of the vector generator shown in Fig. 3;

Fig. 6 shows a block diagram of the instruction generator shown in Fig. 3;

Fig. 7 shows exemplary instructions generated from the instruction generator shown in Fig. 3; and

Fig. 8 is a flowchart showing interrupt accessing steps of an interrupt controller in accordance with the invention.

### Description of the Preferred Embodiment

A new and improved interrupt controller and an interrupt accessing method of the interrupt controller will be described more fully hereinafter with reference to attached drawings.

When there is an interrupt request, a priority level of an

interrupt source is determined with hardware circuitry and a branch instruction corresponding thereto is generated. The CPU receives the generated branch and causes a jump to a position containing an interrupt service routine. This is similar to interrupt accessing for  
5 CISCs with vectored interrupts. As a result, interrupt accessing time of RISCs without the vectored interrupts would be also reduced by means of the interrupt accessing feature of the invention.

Fig. 2 illustrates an interrupt handling procedure of RISCs in accordance with the present invention. Referring to Fig. 2, when an  
10 interrupt request is inputted to the interrupt controller 100 through one of the interrupt sources  $is_0, is_1, \dots$ , and  $is_n$ , an interrupt controller 100 generates an IRQ (interrupt request) interrupt signal INT1 or an FIQ (fast interrupt request) interrupt signal INT2 to CPU 1.

15 When interrupt signal INT1 or INT2 is applied to CPU 1, which jumps to an exception vector table as indicated by arrow (d). A CPU instruction such as B ISR\_0 is stored in the exception vector table. According to the present invention, a read-out operation for the CPU instruction is performed through a multiplexer of an instruction  
20 generating unit in the interrupt controller 100, and then CPU 1 accepts a branch instruction Instruction such as B Service1 generated from the interrupt controller 100 instead of the B ISR\_0 from the exception vector table. Therefore, CPU 1 jumps directly to

an interrupt service routine **Service1** corresponding to an interrupt source as shown by arrow (e). The symbol **B (ISR\_0) Service1** means that the CPU 1 accepts the instruction **B Service1** instead of **B ISR\_0**.

Advantageously, the speed of the interrupt accessing procedure discussed above operates in similar manner as RISCs which support vectored interrupts and interrupt accessing speed is improved.

**Fig. 3** illustrates a structure of the interrupt controller 100 in accordance with a preferred embodiment of the invention. Referring now to **Fig. 3**, an interrupt controller 100 includes a mask register 10, a mode register 20, a pending register 30, a first priority determination logic 40, a second priority determination logic 50, an in-service register 60, a vector generator 70, an instruction generator 80, and a control logic 90.

The mask register 10 determines whether an interrupt request of each source is cut off or permitted. The cut-off or permission thereof is determined by a user. If there are two or more interrupt modes like an IRQ mode and an FIR mode, the mode register 20 makes a determination depending upon a corresponding mode. The pending register 30, which stores an interrupt state, is used for storing a requisition state of each interrupt source.

The first and second priority determination logics 40 and 50 are coupled to the pending register 30 in parallel. The first logic 40 determines a priority level of a plurality of interrupt sources with

logic circuit, generating indexes for generating an IRQ vector  
**Vector\_I** and an IRQ interrupt signal **INT1**. The second logic 50  
determines a priority level of a plurality of interrupt sources with  
logic circuit, generating indexes for generating an FIQ vector

5 **Vector\_F** and an FIQ interrupt signal **INT2**. All indexes **Index\_A\_I**,  
**Index\_B\_I**, ..., **Index\_C\_F**, **Index\_D\_F**, and **Index\_M\_F** generated  
from the first and second logics 40 and 50 are applied to the vector  
generator 70 so as to generate the vectors **Vector\_I** and **Vector\_F**. An  
alternative one of the interrupt signals **INT1** and **INT2** generated  
10 from the first and second logics 40 and 50 is applied to the CPU 1 to  
inform the CPU of the presence of an interrupt request. The first and  
second logics 40 and 50 adopt a priority level determination method  
using round robin arbiters. The determination method is user  
modifiable.

15 The vector generator 70 generates an IRQ vector **Vector\_I** or  
an FIQ vector **Vector\_F** in response to the generated indexes  
**Index\_A\_I**~**Index\_M\_I**, or **Index\_A\_F**~**Index\_M\_F**. The vectors  
**Vector\_I** or **Vector\_F** is applied to the in-service register 60 and the  
instruction generator 80, respectively.

20 The in-service register 60 stores the vector **Vector\_I** or **Vector\_F**  
as information of a finally determined interrupt source. In this case,  
only one of the plural interrupt sources is selectively stored therein.  
When there is no interrupt request, the instruction generator 80



selects and outputs a general CPU instruction **CPU Instruction** to the CPU 1 in response to the generated IRQ vector **Vector\_I** or FIQ vector **Vector\_F** from the vector generator 70. When there is an interrupt request, the instruction generator 80 converts and outputs the vectors **Vector\_I** or **Vector\_F** into a branch instruction. This causes a direct branch of the CPU 1 in accordance with the branch instruction. An output of the instruction generator 80 is selected by a plurality of signals **CPU\_nM**, **CPU\_A**, **CPU\_OPC**, **CPU\_NIRQ**, and **CPU\_NFIQ** generated from the CPU 1 and a signal **Vector\_Mode** informing an interrupt state. The control logic 90 is used for controlling the overall operations of the interrupt controller 100.

As mentioned above, if service based upon a priority level of the hardware is determined, the interrupt controller 100 convert vectors **Vector\_I** or **Vector\_F** of corresponding sources into a branch instruction, and then supplies the branch instruction to the CPU 1. Therefore, the CPU 1 can branch off to a corresponding interrupt execution routine in accordance with the branch instruction. The structure and operations of the first and second priority determination logics 40 and 50 will be explained in detail as follows.

Fig. 4 illustrates a structure of the first priority determination logic 40 shown in Fig. 3. Referring to Fig. 4, the first priority determination logic 40 generates indexes for composing an IRQ vector **Vector\_I** with a result of determining a priority level of

interrupt sources. The first logic 40 includes a first to fourth round robin arbiters 41~44 and a fifth round robin arbiter 45. The first to fourth arbiters 41~44 receive six interrupt sources is0\_is5, is6\_is11,..., and is17\_is23 as input signals, respectively. The fifth  
5 arbiter 45 receives two interrupt sources is24 and is25 as six interrupt sources IS1~IS6. The first to fourth arbiters 41~44 are coupled to the fifth arbiters 45 in cascade.

Each of the first to fourth round robin arbiters 41~44 determines a priority level of inputted interrupt sources, and then  
10 outputs indexes Index\_A\_I, Index\_B\_I, Index\_C\_I, and Index\_D\_I of interrupt sources corresponding to the determined priority level to the fifth arbiter 45 and the vector generator 70.

The fifth robin round arbiter 45 receives the generated indexes Index\_A\_I, Index\_B\_I, Index\_C\_I, and Index\_D\_I from the first to  
15 fourth round robin arbiters 41~44 as first to fourth interrupt sources IS1~IS4, and receives fifth and sixth interrupt sources IS5 and IS6, which do not pass through a round robin arbiter, as input signals. The fifth and sixth interrupt sources IS5 and IS6 are remaining inputs. In operation, a priority level of the fifth arbiter 45 is determined by one  
20 of the sources IS1~IS4. That is, the fifth arbiter 45 determines a priority level from the interrupt sources IS1~IS4, of which a priority level is already determined, one more time. Then, the fifth arbiter 45 outputs an index Index\_M\_I of an interrupt source selected by

determining a highest priority level and forwards to the vector generator 70, and generates an IRQ interrupt signal INT1 and forwards to the in-service register 60. The index **Index\_M\_I** is used as a master ID for indicating an intrinsic number of a finally  
5 determined interrupt source.

The operation and structure of the first priority determination logic 40 and the second priority determination logic 50 are the same, except the first priority logic generates an IRQ and the second priority logic generates a FIQ signal.

10 Referring now to Fig. 5, a vector generator 70 includes a first multiplexer 71 and a second multiplexer 72. The first multiplexer 71 outputs one of indexes **Index\_A\_I**, **Index\_B\_I**, **Index\_C\_I**, and **Index\_D\_I** generated from the first priority determination logic 40 to a slave ID. The second multiplexer 72 outputs one of indexes  
15 **Index\_A\_F**, **Index\_B\_F**, **Index\_C\_F**, and **Index\_D\_F** generated from the second priority determination logic 50 to a master ID.

The vector generator 70 outputs an IRQ vector **Vector\_I**, which is generated by combining the slave ID with the master ID, to an instruction generator 80. A selection signal for controlling an  
20 output of the first multiplexer 71 uses a first selection confirm signal **nAK\_ISLV** for informing the fact that a corresponding source is finally selected when a highest priority level is determined by the first priority determination logic 40.

The vector generator 70 outputs an FIQ vector **Vector\_F**, which is generated by subtracting "1" from the combination of the slave ID with the master ID, to the instruction generator 80. A selection signal for controlling an output of the second multiplexer 72  
5 uses a second selection confirm signal **nAK\_FSLV** for informing the fact that a corresponding interrupt source is finally selected when a highest priority level is determined by the second priority determination logic 50. There is a difference of "1" between the FIQ vector **Vector\_F** and IRQ vector **Vector\_I**, which results from branch  
10 instruction characteristics of a reduced instruction set computer.

Referring now to **Fig. 6**, an instruction generator 80 generates an IRQ instruction or an FIQ instruction by combining an IRQ vector **Vector\_I** and FIQ vector **Vector\_F** generated from the vector generator 70 with "26'h3a80000" or "26'h3abffff", resulting in an  
15 instruction "EAXxxxxxx" (see **Fig. 7**) for a reduced instruction set computer, respectively.

The instruction generator 80 selectively outputs one of the generated IRQ and FIQ instructions, and a general CPU instruction **CPU Instruction**. Therefore, the instruction generator 80 includes a  
20 multiplexer 81 that selectively outputs an instruction, and a CPU interrupt state detection logic 82 that generates a selection signal for selecting an instruction to output by the multiplexer 81. The CPU interrupt state detection logic 82 detects an interrupt state of a CPU 1

in response to a plurality of control signals CPU\_nM, CPU\_A, CPU\_NIRQ, and CPU\_NFIQ generated from the CPU 1 and a signal informing an interrupt state, and then generates a selection signal for selecting an output of the multiplexer 81.

5           Referring now to Fig. 7, an instruction generator 80 of an interrupt controller 100 generates the interrupt instruction IRQ or FIQ. The interrupt controller 100 receives a total of twenty-six interrupt sources having serial numbers from "00" to "25" as inputs. If one of the interrupt sources is determined by the first logic priority  
10   determination logic 40, vectors Vector\_I and Vector\_F are generated by a corresponding master ID and a corresponding slave ID. For example, if an interrupt source "05" is finally selected by the first priority determination logic 40, the IRQ vector Vector\_I is generated with a type of "000101" and the FIQ vector Vector\_F with a type of  
15   "000100" by combination of a corresponding master ID "000" with a corresponding slave ID "101". The generated IRQ vector Vector\_I and FIQ vector Vector\_F from the vector generator 70 are applied to the instruction generator 80, and then are converted into an IRQ instruction "EA000005" and an FIQ instruction "EA000004",  
20   respectively. While instructions shown in Fig. 7 are explained by exemplifying the ARM7TDMI CPU of ARM Ltd., one skilled in the art can readily appreciate that instructions applicable to any CPU of a reduced instruction set type can be employed in other embodiments of

the present invention.

As shown in Fig. 7, in the ARM7TDM CPU, an interrupt mode has an IRQ mode and an FIQ mode. If both modes are applied to the present invention, an FIQ instruction is equal to an IRQ instruction  
5 by subtracting "1". This resulting from characteristics specific to the ARM7TDM1. One skilled in the art appreciates that other kinds of CPUs may lead to more or less different compositions of a master ID, a slave ID, a vector generator 70, and instruction generator 80.

Referring now to Fig. 2 and Fig. 8, at step S10, it is  
10 determined whether an embedded hardware device requests an interrupt. If so, step S10 proceeds to step S12, wherein interrupt sources are inputted to first and second priority determination logics 40 and 50 via a mask register 10, a mode register 20, and a pending register 30. In step S12, the priority level is determined by selecting  
15 one of the inputted interrupt sources to the logics 40 and 50. And then, Vector Vector\_I or Vector\_F corresponding to the finally selected interrupt source is generated through a vector generator 70.

In step S14, as a branch instruction corresponding to the vector Vector\_I or Vector\_F, an IRQ instruction or an FIQ  
20 instruction is generated through an instruction generator 80. In step S16, interrupt signal INT1 or INT2 is applied to a CPU 1. The CPU 1 senses an interrupt in response to the interrupt signal INT1 or INT2. In step S18, the generated branch instruction (i.e., IRQ or FIQ ) from

the instruction generator 80 is applied to the CPU 1 instead of a general CPU instruction. In step S20, the CPU 1 directly goes to an interrupt service routine and processes the interrupt routine, without performing an additional processing step.

5           As a result, an interrupt controller 10 determines a priority level of interrupt sources with hardware and generates a branch instruction, reducing interrupt accessing time of reduced instruction set computers that do not support vectored interrupts.

10           While the invention has been described in terms of exemplary embodiments, it is contemplated that it may be practiced as outlined above with modifications within the spirit and scope of the appended claims.

15

20

**WHAT IS CLAIMED IS:**

1. An interrupt controller comprising:

first storing unit for storing an interrupt request of a plurality of interrupt sources;

5 a priority determination unit, for determining a priority level of each of the interrupt sources and generating one or more indexes and one or more interrupt signals, in response to the interrupt request;

a vector generator for generating one or more vectors in  
10 response to the indexes;

second storing unit for storing the one or more vectors;

an instruction generator for generating a branch instruction in response to the one or more vectors, and selecting either the generated branch instruction or a CPU instruction for outputting to a  
15 CPU; and

a control logic for controlling overall operations of the interrupt controller.

2. The interrupt controller as claimed in Claim 1, wherein  
20 the vector generated from the vector generator comprises an IRQ vector and an FIQ vector.

3. The interrupt controller as claimed in Claim 2, wherein



the instruction generator includes:

unit for generating an IRQ instruction or an FIQ instruction as the branch instruction in response to the inputted IRQ vector or FIQ vector from the vector generator;

5 a multiplexer for selecting either the branch instruction or the general CPU instruction for outputting to the CPU; and

a detection logic for detecting an interrupt mode of the CPU and generating a selection signal for the multiplexer.

10 4. A method of interrupt accessing for reduced instruction set computers, the method comprising the steps of:

checking whether an interrupt request is made by an embedded device;

determining a priority level of a source of the interrupt;

15 generating a branch instruction corresponding to the determined priority level;

generating an interrupt signal to a CPU;

inputting the branch instruction to the CPU in response to the interrupt signal; and

20 processing an interrupt service routine addressed by the branch instruction.

5. The method as claimed in claim 4, wherein the branch

instruction is applied to the CPU in response to a presence of the interrupt request, while a general instruction is applied to the CPU the absence of an interrupt request.

5           6.       A method of interrupt accessing for reduced instruction set computers, comprising the steps of:

          requesting for an interrupt from one of a plurality of interrupt sources;

          determining by an interrupt controller priority levels of each  
10   of the interrupt sources;

          selecting a final interrupt source based on the priority levels;

          generating by the interrupt controller a branch address based on the requested interrupt;

          signaling a CPU with an interrupt signal and forwarding the  
15   branch address to the CPU from the interrupt controller; and

          processing an interrupt routine stored in a memory location addressed by the branch address.

          7.       The method according to claim 6, wherein the branch  
20   instruction is stored in a register in the interrupt controller and the interrupt control is stored in a nonvolatile memory.

          8.       The method according to claim 7, wherein the

nonvolatile memory is an exception vector table.



INVESTOR IN PEOPLE

**Application No:** GB 0023920.2  
**Claims searched:** 1 to 8

**Examiner:** Nik Dowell  
**Date of search:** 19 July 2001

## Patents Act 1977 Search Report under Section 17

### Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.S): G4A (AFI)

Int Cl (Ed.7): G06F (9/46, 13/26)

Other: Online : WPI, EPODOC, PAJ, IEL

### Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
X	GB 2 012 082 A (RCA) see whole document	1, 4 and 6 at least
A,E	EP 1 063 588 A1 (Motorola) see abstract	-
X,&	JP100171665 A (Toshiba) see US equivalent 6 070 220	4 and 6 at least
&	US 6 070 220 (Toshiba) col. 3, line 6 to col. 5, line 26	-
A	US 4 523 277 (NCR) see figure 1	-

X Document indicating lack of novelty or inventive step  
Y Document indicating lack of inventive step if combined with one or more other documents of same category.  
& Member of the same patent family

A Document indicating technological background and/or state of the art  
P Document published on or after the declared priority date but before the filing date of this invention.  
E Patent document published on or after, but with priority date earlier than, the filing date of this application.